Application No.: 10/709,823

**AMENDMENT** 

In the Claims:

Claim 1. (currently amended) A real-time data transmission interface coupled

between a radar system for providing real-time data and a host computer for providing

nonreal-time data, the real-time data transmission interface being suitable for

transmitting the nonreal-time data in real-time from the host computer to the radar

system and transmitting the real-time data in nonreal-time from the radar system to

the host computer, the real-time data transmission interface comprising:

a nonreal-time data interface unit for receiving/transmitting the nonreal-time

data;

an I/O unit coupled to the nonreal-time data interface unit and being used as a

transmission interface for the nonreal-time data and the real-time data;

a memory unit coupled to the I/O unit for caching the nonreal-time data and the

real-time data; and

a network interface control unit coupled to the memory unit for

receiving/transmitting the real-time data;

wherein the I/O unit comprises:

a control logic unit for controlling the I/O unit to perform an input/output

operation according to an external control signal;

Application No.: 10/709,823

a checking circuit coupled to the control logic unit, wherein when a self test mode is

activated, the control logic unit controls the checking circuit to check an accuracy of

data output from the I/O unit and to generate a checking result;

a data output latch coupled to the control logic unit, wherein when the

nonreal-time data is transmitted via the I/O unit, the control logic unit controls the

data output latch to latch the nonreal-time data, and determines when to output the

nonreal-time data from the data output latch; and

a data input latch coupled to the control logic unit, wherein when the real-time

data is read via the I/O unit, the data input latch receives the real-time data.

Claim 2. (previously amended) The real-time data transmission interface of

claim 1, wherein the nonreal-time data interface unit comprises:

a bus interface unit working as an interface for inputting/outputting the

nonreal-time data;

a data output latch coupled to the bus interface unit via a first internal bus,

wherein the data output latch is a latch for latching a data transmitted by the

nonreal-time data interface unit to other units;

a data input latch coupled to the bus interface unit via the first internal bus,

wherein the data input latch is a latch for latching a data transmitted by the other units

Application No.: 10/709,823

and received by the nonreal-time data interface unit;

a control signal latch coupled to the bus interface unit via the first internal bus,

wherein the control signal latch is a latch for latching a control signal transmitted

from the nonreal-time data interface unit to the other units;

a buffer coupled to the bus interface unit via the first internal bus; and

a flag register coupled to the buffer for storing a flag indicating a state of the

buffer.

Claim 3. (previously amended) The real-time data transmission interface of

claim 2, wherein the buffer comprises a 3-state (tri-state) buffer, wherein when the

flag indicating the state of the3-state buffer in the flag register is setting/reading, the

3-state buffer is in an "on" state, and wherein when the flag indicating the state of

the3-state buffer is not setting/reading, the 3-state buffer is in a high impedance

state.

Claim 4. (previously amended) The real-time data transmission interface of

claim 2, wherein the nonreal-time data interface unit further comprises a clock

generator for generating and providing a clock signal to the other units, wherein a

frequency of the clock signal is 10MHz.

Application No.: 10/709,823

Claim 5. (cancelled)

Claim 6. (currently amended) The real-time data transmission interface of claim

[[1]]2, wherein the memory unit comprises:

a memory control logic unit for controlling the memory unit according to [[an]]

another external control signal;

a first address counter coupled to the memory control logic unit for providing a

first address;

a first memory coupled to the first address counter for storing the nonreal-time

data;

a first buffer latch unit coupled to the first memory via a second internal bus for

working as an input/output interface of the first memory;

a second address counter coupled to the memory control logic unit for providing

a second address;

a second memory coupled to the second address counter for storing the real-time

data; and

a second buffer latch unit coupled to the second memory via the second internal

bus for working as an input/output interface of the second memory.

Application No.: 10/709,823

Claim 7. (previously amended) The real-time data transmission interface of

claim 6, wherein the memory unit further comprises a flag register for storing a flag

indicating a state of the memory unit.

Claim 8. (currently amended) The real-time data transmission interface of claim

1, wherein the network interface control unit comprises a programmable interface

controller and a TTL/differential level converting interface, wherein the

TTL/differential level converting interface is used to convert a type of the real-time

data from TTL to differential, or from differential to TTL.

Claim 9. (currently amended) The real-time data transmission interface of claim

8, wherein the programmable interface controller comprises:

a storage apparatus, wherein a microcode is stored in the storage apparatus for

controlling an operation of the programmable interface controller;

a sequencer, coupled to the storage apparatus, for adjusting a running order

according to an external condition;

a condition selector, coupled to the sequencer, for generating the external

condition;

an event/interrupt handler coupled to the storage apparatus for handling either an

Application No.: 10/709,823

interrupt signal or an event;

a processor coupled to the storage apparatus for running the microcode

instructions; and

a parity generating/checking apparatus for either generating a parity bit

according to the real-time data output from the programmable interface controller or

checking the parity bit of the real-time data input into the programmable interface

controller.

Claims 10-18. (cancelled)